

07/09/1792
03/06/2002

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10091792	FILING DATE 03/06/2002	CLASS 338	SUBCLASS 6107 308	GAU 2832	EXAMINER Sushanu Pan 3724
----------------------	---------------------------	--------------	-------------------------	-------------	---------------------------------

**APPLICANTS: Huber Louis; Shoshani Ziv;

**CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 09/811,844 03/19/2001

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO
Verified and Acknowledged Examiner's initials			P04870US1
TITLE : Method for manufacturing a power chip resistor			
U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	Total Claims Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING Sheets Drwg. Figs.Drwg. Print Fig.
Amount Due	Date Paid	PREPARED FOR ISSUE	Application Examiner
TERMINAL		WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code, Title 35, Sections 122, 181 and 186. Possession outside the U. S. Patent & Trademark Office is restricted to approved employees and contractors only.	
DISCLAIMER		BEST AVAILABLE COPY	

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)